This paper proposes a multistage filterbank-based channelizer for software radio base stations. The proposed channelizer is capable to receive channels with potentially different bandwidths as required in a multi-standard cellular based station. It consists of multiple stages of DFT filter banks and efficient sample rate changers. The front-end DFT filter bank of the channelizer has a fixed number of channels but the passband supports overlap with each other. The received signals selected by a given output of this filter bank are fed into sample rate changers so that they can fit into the fixed channel spacing of the DFT filter banks in the following stages. Due to the lowered sample rate, these back-end DFT filter banks can have either fixed or variable number of channels. Repeatedly using this multistage architecture, channels with different bandwidths can be isolated. The design and implementation of the proposed channelizer are discussed in detail. An example of dual-mode G S W -C D M A channelizer is also discussed to illustrate the proposed design methodology.
I. INTRODUCTION
Software radio is a general hardwarelsoftware platform for supporting the communication between different wireless communications systems. It is potentially a cost-effective mean for migration to future wireless communication standards [ 1, 2] . Software radio base station, in particular, is very attractive in that it allows rapid deployment of new services with simple upgrade of software modules.
Due to current limitation of analog-to-digital converter (ADC) and digital signal processor (DSP), the received radio signal is usually digitized at the intermediate frequency (IF) . A flexible IF processing architecture for isolating the user's channel is an important issue of software radio. In a base station employing the software radio concept, an IF channelizer is used to extract different radio channels from the IF spectrum, and down-convert them back to baseband, at a lower sample rate suitable for baseband processing. Eficient implementations of channelizer have been proposed using the Discrete Fourier Transform (DFT) filter bank [3,4]. The basic principle of the DFT filterbank-based channelizer is to separate simultaneously a number of equally spaced channels using a uniform filter bank derived from the modulation of a given prototype filter. The complexity of the channelizer is therefore greatly reduced compared with traditional analog channelizer. Unfortunately, the channel bandwidth of a DFT filter bank is fixed for a given sample rate and channel number of the filter bank. In other words, once it was built, it can only support a given air interface standard. Many individual channelizers are thus required to support other wireless communications standards in one single cellular base station. This motivates us to investigate new channelizer architecture based on multisbge DFT filter banks and efficient sample rate changers (SRC), which is more flexible 0-7803-7448-71021% 17.00 02002 IEEE in handling signals with different bandwidths. More precisely, the DFT filter bank at the front end of the channelizer has a fixed number of channels but their frequency supports overlap each other considerably. A SRC is then used to convert their sample rate so that they can fit into that of the DFT filter banks in the following stages, which can have a fixed or variable but larger number of channels. Repeatedly using this multistage architecture, channels with different bandwidths can be isolated.
CONVENTIONAL FILTERBANK CHANNELIZER
The architecture of a uniform DFT filter bank using polyphase decomposition is shown in Fig. 1 . It consists of a set of bandpass filters h,[n] , for k = 0, ... K -1, equally spaced at center frequency w, = 2ml K where K is the number of channels in the channelizer. In the DFT filter bank, h,[n] is obtained by modulating a low-pass prototype filter h,[n] of length N with real coefficients using the inverse DFT (IDFT). The Fourier transform of h,[n] is given by:
and E, ( z ) is the Ith polyphase filter and the number of taps per phase P is N I K . For critical sampling, the number of channels K and the downsampling ratio Mare equal. When they are not equal, the filter outputs are oversampled by a factor
(2) In order to avoid aliasing, the passband edge w p and stopband edge w, of the prototype filter should satisfy [5]:
w , = w l K and w S 1 2 w I K ,
and the center frequency of the kth channel is given by:
Usually U, is chosen as the channel spacing f, of the received channels. If the sample rate of the ADC is F, , then
and the sample rate of the output signal in the DFT filter bank channelizer f, is given by:
In order to interface the channelizer directly to the baseband processing unit, f, must be a multiple of the baud rate f, .
Since both K and M are integers, a SRC is usually required to fractionally decimate the output signal of the channelizer to a rate that is a multiple of the baud rate for baseband processing. If F, is the least common multiple (LCM) of f, and f, , then the SRC can be eliminated. The baud rates f, for different wireless communication systems, however, differ from each other and the conventional DFT filter bank architecture is not able to handle channels with different bandwidths. The proposed multistage architecture, on the other hand, divides the input spectrum successively using a set of DFT filter bank channelizers with different number of channels in each stage so that channels with decreasing bandwidths can be isolated successively. In the following section, the design methodology of the multistage filter bank (MSFB) channelizer will be explained in more detail.
MULTISTAGE FILTERBANK CHANNELIZER
Without loss of generality, a two-stage MSFB channnelizer is considered in this paper and is illustrated in Fig. 2 . It can be extended to have multiple stages without much difficulty. The front-end DFT filter bank has a fixed number of channels, but the passband supports overlap with each other considerably so that the channels midway between the center frequencies of successive bandpass filters in the filter bank can be isolated. A SRC is then used to fractionally decimate the outputs of the front-end DFT filter bank. Each of them can then be fitted into a uniform channel in the back-end DFT filter bank in the following stage, which usually has a larger number of channels. Finally, the outputs of the back-end channelizers are fed to the baseband processing units. Additional sample rate changing maybe necessary which can be implemented by a DSP since the sample rate is significantly lowered.
The main reason for using a front-end DFT filter bank with fixed number of channels is that it can be efficiently implemented with less hardware resources and hence lower power consumption, using the canonical signed digits (CSD) representation of the fixed coefficients. It can then be implemented at high-speed using say Application-Specific Integrated Circuit (ASIC) chips. The number of channels in the back-end channelizer and the conversion ratio of the SRC can be variable because the front-end channelizer has already decimated the IF signal to a relatively low sample rate. Therefore the SRC and back-end channelizer can be implemented using either ASIC or high-performance DSP. The multistage architecture allows one to perform comfortably the tradeoff between system flexibility, hardware cost and power consumption, apart from being able to isolate receiving channels with different bandwidths. Its complexity is only slightly higher than the conventional approach, with additional computational load mainly due to the SRC.
A. Front-end and Back-end Channelizers
The structure of the front-end and back-end channelizers of the MSFB channelizer is similar to the DFT filter bank channelizer described in section 11. Assume that the number of channels in the front-end and back-end channelizers are K, and K, respectively. The maximum number of radio channels that can be extracted by the MSFB channelizer K is given by:
(7)
Both K, and K, are chosen to be a power of 2 so that the IDFT can be implemented with efficient radix-2hadix-4 FFT algorithms. Both the front-end channelizer and the balck-end channelizer are designed as oversampled DFT filter bank instead of critically sampled so that the passband of the kth channel slightly overlaps with that of the (k-1)th and (k +l)th channels. Unlike the design in section 11, the passband edige 0 , and the stopband edge w, of the low-pass prototype filter are given by 61, = ( l + d ) z l K and U , = 2 z l K ,
where d is the overlapping factor with a value between 0 and 1.
The center frequency wt of each channel is chosen as a multiple of the largest channel separation of the standards supported. Multiples of these channels will fall into the passband of the bandpass filters and are extracted by the channelizer. To extract other possible channels in between, d should be chosen as:
where f , ' is the second largesl channel separation among the wireless standards to be supported by the base station. Fig. 3 shows the magnitude response of the proposed filter bank. The shaded region denotes the frequencies overlapped by successive bandpass filters and the black shaded region denotes other possible received radio signals. Hence the received radio signal can be extracted by the filter bank even its frequency is midway between the center frequencies of successive bandpass filters of the filter bank. The unwanted signals with frequencies from up to 2 z I K are filtered partially by the bandpass filters of the filter bank and will be removed by the anti-aliasing filters of the SRC in the later stage.
Given the maximum passband ripple 6, and the maximum stopband ripple 6, , the length of the prototype filter can be estimated using the Remez-exchange algorithm [6]. Let 6, and 6 , be the overall required peak; passband and stopband ripples of the MSFB channelizer. The magnitude response of the prototype filter in front-end oir back-end channelizer can be chosen as:
6 ,~6 , / 2 and Ssz6,.
B. Sample Rate Changer
In this section, we briefly outline the design of the programmable SRC in the MSFB. In general, there are two approaches to implement a programmable SRC. One is to store a set of impulse response of the fractional delay digital filter required to interpolate the bandlimited signal at the desired sampling instants. This requires extensive computational load and thus not suitable for high-speed applications. Another type of implementation is shown in Fig. 4 The Farrow structure [9] , which is usually used to realize tunable fractional delay digital filter, can also be used to implement the polynomial interpolator. Whilst the Farrow structure can be efficiently implemented using multiplier-block exists as described in [IO] . Because of the non-ideal response of the low order interpolation (decimation), the upsampling ratio has to be sufficiently large, depending on the required signal-to-distortion ratio (SDR). For second order interpolation, the signal-todistortion ratio of the linear interpolation process is given by [Ill:
SDR 2 8 0 . U 4 1~, 4 ,
( 1 1) where U is the number of subfilters required (upsampling ratio) and w, is the bandwidth of the input signal from the front-end channelizer. From equations (2) and (8), the bandwidth of the input signal to the SRC depends on the oversampling ratio and the stopband cutoff frequencies of the low-pass filter of the front-end channelizer. For a front-end channelizer with lower oversampling ratio, more subfilters are needed for the SRC due to the wider bandwidth of the input signal to the SRC, and vice versa. Hence, to achieve a given minimum SDR, there exists a trade-off between the complexity of the front-end channelizer and the SRC. Let the decimation ratios of the front-end and back-end channelizers be M , and M , , respectively. If the frequency of the digitized signal from the ADC is given by F, , then the sample rate of the MSFB channelizer's output f, is given by
where M,, is the conversion ratio of the SRC.
To efficiently implement the MSFB channelizer, f, can be chosen to be a non-integer multiple of the baud rate. Instead, an additional SRC is used to convert f, into a multiple of f b .
Fortunately, since f, is now at a relatively low frequency, the additional SRC can be embedded into the DSP processors that perform the baseband demodulation process.
IV. DUAL-MODE GSM/W-CDMA CHANNELIZER
In this section, an example of dual-mode GSM/W-CDMA receiver is given to illustrate the design methodology of the MSFB channelizer. The architecture of the proposed dual-mode IF channelizer for receiving a single channel is illustrated in Fig.  5 . Some essential specifications of GSM and W-CDMA are shown in Table 1 .
Assume that the sample rate of the ADC is 80 Msps and the dynamic range of the ADC is sufficient to comply with all the standards. The digital channelized receiver is capable of receiving an IF signal of 40MHz real bandwidth. According to equation (8) and (9), the passband and the stopband cutoff frequencies of the prototype filter in the front-end channelizer are chosen as (1.04)~l K , and 2x1 K , , respectively. Table 2 shows the parameters of the MSFB channelizer. For the backend channelizer, since no overlapping is necessary, the passband and the stopband cutoff frequencies of the prototype filter are chosen as z / K, and 2n/ K , , respectively. Typical values of the peak passband and stopband ripples are used. As an example, Channel separation f, Baudrate f b the magnitude response of the front-end channelizer is shown in Fig. 6 . The front-end channelizer has a downsampling ratio of 2, so that its output has a sample rate of 40 Msps. For W-CDMA signal, the output of the front-end channelizer is decimated to the baud rate directly. For GSM signal, the output signal of the front-end channelizer is decimated to 6.4 Msps by the SRC and further divided by the back-end channelizer.
The design of SRC for W-CDMA and GSM reception is summarized in Table 3 . Note that back-end channelizer is not required for the reception of W-CDMA signals and the desired signals are obtained by sample rate conversion of outputs of front-end channelizer only. Second order interpolation is chosen in this example due to its low complexity yet high SDR for low upsampling ratio. 
VI. CONCULSION
A new multistage filterbank-based channelizer for software radio base stations is presented. Unlike conventional uniform DFT filterbank-based channelizer, it is more flexible to handle receiving channels with potentially different bandwidths as required in a multi-standard cellular based station. An example dual-mode GSMN-CDMA channelizer is also discussed to illustrate the proposed design methodology. Implementation issues of the SRC in the multistage channelizer are discussed. Efficient multiplier-less realization of the MSFB channleizer is also given. -o--P...,-H-t Interpolation - 
